- Home
- Search Results
- Page 1 of 1
Search for: All records
-
Total Resources4
- Resource Type
-
0002000002000000
- More
- Availability
-
40
- Author / Contributor
- Filter by Author / Creator
-
-
Veeraraghavan, Malathi (3)
-
Williams, Ronald D. (3)
-
Adams, Tasha A. (2)
-
Kilper, Dan (2)
-
AlAli, Fatma (1)
-
Alali, Fatma (1)
-
Collier, Zachary A (1)
-
Dong, Hongying (1)
-
Emmert, John M (1)
-
Foley, Rider W. (1)
-
Kilper, Daniel C. (1)
-
Kinfe, Aaron Teklay (1)
-
Lambert, James H (1)
-
Liu, Qi (1)
-
Perumalla, Anvesh (1)
-
Polmateer, Thomas L (1)
-
Williams, Ronald D (1)
-
Yu, Jiakai (1)
-
#Tyler Phillips, Kenneth E. (0)
-
#Willis, Ciara (0)
-
- Filter by Editor
-
-
& Spizer, S. M. (0)
-
& . Spizer, S. (0)
-
& Ahn, J. (0)
-
& Bateiha, S. (0)
-
& Bosch, N. (0)
-
& Brennan K. (0)
-
& Brennan, K. (0)
-
& Chen, B. (0)
-
& Chen, Bodong (0)
-
& Drown, S. (0)
-
& Ferretti, F. (0)
-
& Higgins, A. (0)
-
& J. Peters (0)
-
& Kali, Y. (0)
-
& Ruiz-Arias, P.M. (0)
-
& S. Spitzer (0)
-
& Sahin. I. (0)
-
& Spitzer, S. (0)
-
& Spitzer, S.M. (0)
-
(submitted - in Review for IEEE ICASSP-2024) (0)
-
-
Have feedback or suggestions for a way to improve these results?
!
Note: When clicking on a Digital Object Identifier (DOI) number, you will be taken to an external site maintained by the publisher.
Some full text articles may not yet be available without a charge during the embargo (administrative interval).
What is a DOI Number?
Some links on this page may take you to non-federal websites. Their policies may differ from this site.
-
Reverse engineering (RE) is a widespread practice within engineering, and it is particularly relevant for discovering maliciousfunctionality in digital hardware components. In this paper, we discuss bitstream or firmware RE for field programable gate arrays (FPGAs). A bitstream establishes the configuration of the FPGA device fabric. Complete knowledge of both the physical device fabric and a specific bitstream should be sufficient to determine the complete configuration of the programmed FPGA. However, a significant challenge to bitstream RE arises because information about the FPGA fabric and interpretation of the bitstream is typically incomplete. The uncertainties limit the confidence in the correctness of any configuration determined through the RE process. This paper identifies representative sources of uncertainty in bitstream RE of FPGA devices.more » « less
-
Dong, Hongying; Kinfe, Aaron Teklay; Yu, Jiakai; Liu, Qi; Kilper, Dan; Williams, Ronald D.; Veeraraghavan, Malathi (, IEEE Transactions on Cloud Computing)
-
Kilper, Daniel C.; Adams, Tasha A.; AlAli, Fatma; Williams, Ronald D.; Veeraraghavan, Malathi (, 2019 24th OptoElectronics and Communications Conference (OECC) and 2019 International Conference on Photonics in Switching and Computing (PSC))
-
Alali, Fatma; Adams, Tasha A.; Foley, Rider W.; Kilper, Dan; Williams, Ronald D.; Veeraraghavan, Malathi (, IEEE Access)
An official website of the United States government
